Recently, ferroelectric memory field effect transistors ͑FEMFETs͒ with a metal-ferroelectric-insulator-silicon ͑MFIS͒ structure have emerged as promising nonvolatile memory devices. 1 The superior characteristics of MFIS include a single-device structure, low power consumption, and nondestructive readout operation. 2 However, before they can be utilized, the electrical properties of MFIS capacitors such as memory window and leakage current need to be better understood. In the literature, the investigated ferroelectric layers in the MFIS structure include SrBi 2 Ta 2 O 9 ͑SBT͒, [3] [4] [5] [6] [7] [8] 5 MgO, 10 and Y 2 O 3 . 8 The purpose of the insulator layer is to prevent the reaction and interdiffusion between the ferroelectric layer and silicon substrate, as well as to improve the retention properties. 6 Although good interface properties of SiO 2 / Si can be achieved in the MFIS structure using PZT as the ferroelectric layer, 13 it is difficult to apply sufficient voltage to the PZT layer because the dielectric constant of PZT is much higher than that of SiO 2 . High-insulator layer is attractive because proportionally larger voltage can be applied across the ferroelectric layer.
High-lanthanide oxides are good candidates for gate dielectrics. 14 14, 15 Another key criterion for the selection of highdielectric is the band offset. A dielectric with large band offset will give high energy barriers for electrons and holes. The energy band gap of Dy 2 O 3 is 4.8 eV. 16 In this work, the thickness of PZT layer was varied from 200 to 260 nm and the thickness of the Dy 2 O 3 layer was 20 nm. The size of the memory window was investigated by the capacitancevoltage ͑C-V͒ method. The memory window as a function of ferroelectric film thickness was discussed. The energy band diagram of the MFIS structure is constructed to explain the experimental results.
P-type ͑100͒ orientation, 4-in. diameter silicon wafers ͑6.5-8 ⍀ cm͒ were used as the starting substrates. The Dy 2 O 3 and PZT thin films were deposited by rf magnetron sputtering at room temperature. The PZT target was Pb 1.1 ͑Zr 0.53 ,Ti 0.47 ͒O 3 . The excess of Pb was to compensate volatile PbO. A thermal treatment was performed for PZT in pure O 2 at 700°C for 60 s. The crystalline phase of PZT thin films was identified by x-ray diffraction ͑model Shimatzu XD-5͒. The aluminum electrode was patterned using a lift-off process. Postmetallization annealing ͑PMA͒ was performed at 400°C in N 2 ambience for 30 s. The C-V characteristics were measured with an HP4284B LCR meter. Figure 2 shows the C-V memory windows of MFIS capacitors with different PZT film thicknesses. The theoretical memory window is ⌬W Ϸ 2d f E c . 18 The voltage drop across the ferroelectric layer ͑V f ͒ and the insulator layer
, and i are the film thicknesses and the dielectric constants of the ferroelectric and the insulator layers, respectively. For a PZT thickness of 230 nm, the V f / V i ratio is 230ϫ 14/ 20ϫ 500Ϸ 1:3. Therefore, the voltage across the PZT layer is given by about one-fourth of the total applied voltage. For an applied voltage of 8 V, 2 V is applied across the PZT layer. The electric field across the PZT layer is about 90 kV/ cm. From our previous Au/PZT/Pt capacitor result, the remnant polarization ͑P r ͒ and the coercive field ͑E c ͒ under the electric field of 90 kV/ cm are 2.9 C/cm 2 and 16.8 kV/ cm, respectively. The memory window can thus be calculated as 2d f E c Ϸ 0.78 V, which is close to the measured memory window of 0.86 V. The dependence of the memory window on the thickness of the ferroelectric layer and the insulator layer was discussed in our previous work 19 and can be obtained using the following equations:
͑2͒
where E f and E i are the electric fields in the PZT layer and Dy 2 O 3 layer, respectively. V G is the gate voltage. In the present case, the memory windows decrease slightly with decreasing PZT thickness under the same sweep voltage. This is because the electric field E i in the insulator is increased with decreasing d f . As a result, the charge injection effect is enhanced.
The C-V orientation is influenced by two effects, the polarization of the ferroelectric layer and the trapped charges injected into the insulator layer. When a negative voltage is first applied to the gate of the MFIS capacitor, the PZT layer becomes polarized and an extra number of positive charges will be induced at the silicon surface due to the polarization of the PZT layer. When the sweep voltage increases from negative to positive voltages, an additional positive voltage is needed to convert the silicon surface from accumulation to inversion. Thus, the C-V curve is shifted toward the right. The reverse is true when the sweep voltage changes from positive to negative. Hence, there will be a clockwise C-V hysteresis window. This is the polarization effect. Figure 3 shows that the C-V curves are shifted toward to the right ͑positive⌬V FB ͒ when the swept voltage changes from negative to positive, which indicates that the dominant mechanism is ferroelectric polarization.
When the voltage sweeps from positive to negative, the polarization effect should give a negative⌬V FB . However, Fig. 3 shows that most of the ⌬V FB are positive. This is due to the charge injection effect. When a negative bias is initially applied on the Al electrode, some positive charges will be injected into and trapped in the insulator layer, which in turn induces negative charges in the silicon surface. When the applied voltage sweeps from negative to positive voltage, the positive voltage needed to convert the silicon surface from accumulation to inversion will become lower. Thus, the C-V curve is shifted toward the left. The reverse is also true. Therefore, the effect of the injected electron charges is to make the C-V orientation counterclockwise. The samples with thicker PZT of 260 nm show negative ⌬V FB from polarization effect, whereas the thinner ones show positive⌬V FB . The charge injection effect is lesser for larger 1 and the barrier height at the Al/PZT interface⌽ Al/PZT is about 2.0 eV for electrons and 1.4 eV for holes. Since the electron barrier height at the Dy 2 O 3 / Si interface is the smallest one, the charge injection is mainly due to electrons.
In summary, Al/ PZT/ Dy 2 O 3 / Si MFIS capacitors were fabricated and characterized. The C-V memory window of 0.86 V is consistent with theoretical estimate. The size of the memory window is measured as a function of PZT film thickness. The memory window is also affected by charge injection. An energy band diagram of the Au/ PZT/ Pt system is proposed to explain the memory window and flatband voltage shift ͑⌬V FB ͒. The charge injection is mainly caused by electrons. 
